School of Computing Science

Projects

Formal Verification of Railway Signalling

This project aims at developing a prototype tool that will conduct fully automated formal verification of railway control tables.