Synthesis and TEsting of Low-Latency Asynchronous circuits (STELLA)

From April 2003 to March 2006
Project Leader(s): Prof. Alex Yakovlev
Sponsors: EPSRC (GR/S12036)

STELLA proposes to develop an overall performance-oriented architecture and design methodology for asynchronous, predominantly control, blocks which will focus on the aspect of minimisation of input-to-output delay. The project will provide a high-productivity design flow, based on circuit compilation, with circuit structures, libraries, algorithms and tools for synthesis and testing of self-timed circuits with low-latency. Methods for incorporating scan circuitry and on-line testing with low speed penalty will be of particular interest. The key contributions of the project are expected to be: a two-tier controller structure, in which the context evaluation control logic is decoupled from input-output triggering logic, and a snooper device for tracking the switching behaviour on parallel busses, enabling on-line testing. Software developed in the course of the project will be interfaced to the industrial CAD toolkits (Cadence), acting as a performance and test oriented asynchronous front end.The project will investigate a series of case studies and produce a demonstrator VLSI circuit, e.g. a controller for an on-chip communication channel, to prove the feasibility of the design technology supporting both productivity and performance. An additional important outcome of the project will be its contribution to the resolution of key tradeoffs in designing systems-on-chips as on-chip networks, particularly: predictability and determinism versus average performance, aggressiveness in speed versus testability and robustness.


Dr Alex Bystrov

Dr Albert Koelmans

Dr Gordon Russell
Guest Member of Staff

  • Telephone: +44 (0) 191 208 7324

Professor Alex Yakovlev
Professor of Computer System Design