Synthesis of Asynchronous Circuits with Predictable Latency (2002)

Author(s): Bystrov A, Yakovlev A

    Abstract: A new method for low-latency asynchronous circuit design uses a two-level architecture. It consists of the explicit context logic and output flip-flops. Explicit context logic computes a single context signal for each output concurrently to the environment operation. Every flip-flop generates an output from the corresponding context and trigger signals. The flip-flop latency for every transition is defined by the number of corresponding trigger transitions and can be predicted at an early stage of the design. Explicit context logic is generated by a logic synthesis tool, which produces a near logarithmic state encoding. This is especially beneficial for the designs from specifications having implicit (hidden) counters.

      • Date: 4-7 June 2002
      • Conference Name: 11th IEEE/ACM International Workshop on Logic and Synthesis (IWLS 2002)
      • Pages: 239-243
      • Publisher: IEEE Computer Society & ACM SIGDA
      • Publication type: Conference Proceedings (inc. abstract)
      • Bibliographic status: Published

      Keywords: asynchronous circuit, logic synthesis, low latency design


      Dr Alex Bystrov

      Professor Alex Yakovlev
      Professor of Computer System Design