Module Catalogue 2024/25

EEE3007 : Design and Test of Digital Systems (Inactive)

EEE3007 : Design and Test of Digital Systems (Inactive)

  • Inactive for Year: 2024/25
  • Module Leader(s): Dr Gordon Russell
  • Owning School: Engineering
  • Teaching Location: Newcastle City Campus
Semesters

Your programme is made up of credits, the total differs on programme to programme.

Semester 1 Credit Value: 10
ECTS Credits: 5.0
European Credit Transfer System
Pre-requisite

Modules you must have done previously to study this module

Pre Requisite Comment

N/A

Co-Requisite

Modules you need to take at the same time

Co Requisite Comment

N/A

Aims

This module gives the student an understanding of design for test methodologies and to introduce them to the VHDL Language and the design tools based on VHDL. The course covers the following topics: techniques for ATPG, Fault Simulation and Testability Analysis for VLSI circuits; methodologies for designing testable circuits; VHDL Language and design tools based on the VHDL Language.

Outline Of Syllabus

Introduction:
Importance of test; why electronic systems malfunction/fail; difficulty of testing VLSI circuits and systems.
Test Engineers Tool Kit:
Automatic test pattern generation: what it is, the basic issues related to test pattern generation, a description of the path sensitation method and examples of its use.
Fault simulation: what it is, the fault simulation process, a description of fault simulations methods (Parallel and Concurrent) and examples of their use.
Testability Analysis: what it is, testability measurement parameters, a description of a testability analyser and examples of it use.
Design for Testability(DFT):
What is design for testability; the impact of the incorporation of DFT into a design; structured approach to DFT; objectives of Built in Self Test (BIST); essential components of a BIST system and its problematic issues; example of a BIST scheme.
Hardware Description Languages:
Introduction to VHDL, behavioural modelling of the commonly used functional blocks in a digital design and simulation in a VHDL environment; design of a test bench.

Learning Outcomes

Intended Knowledge Outcomes

To attain both factual and conceptual knowledge associated with:
- The techniques for ATPG, Fault Simulation and Testibility Analysis for VLSI circuits.
- The methodologies for designing testable circuits.
- The VHDL Language
- The design tools based on the VHDL Language.

Intended Skill Outcomes

Ability to perform test pattern generation and fault simulation on VLSI circuits. Design complex circuits using VHDL and incorporate BIST into the design.

Teaching Methods

Teaching Activities
Category Activity Number Length Student Hours Comment
Guided Independent StudyAssessment preparation and completion240:3012:00Revision for final exam
Guided Independent StudyAssessment preparation and completion12:002:00Final exam
Scheduled Learning And Teaching ActivitiesLecture241:0024:00N/A
Scheduled Learning And Teaching ActivitiesPractical51:005:00VHDL
Guided Independent StudyIndependent study157:0057:00Review Recap lectures; solve tutorial problems; understand concepts/principles outlined in lectures
Total100:00
Teaching Rationale And Relationship

Lectures provide the core material and guidance for further reading and subsequent advancement of knowledge about the design and test of VLSI circuits and systems.

Reading Lists

Assessment Methods

The format of resits will be determined by the Board of Examiners

Exams
Description Length Semester When Set Percentage Comment
Written Examination1201A100N/A
Assessment Rationale And Relationship

The closed book examination allows the students to demonstrate their problem solving skills together with their closed knowledge and understanding of the subject matter outlined in the lectures.

Semester 1 Study Abroad students will be able to sit the assessment earlier.

Timetable

Past Exam Papers

General Notes

Original Handbook text:

Welcome to Newcastle University Module Catalogue

This is where you will be able to find all key information about modules on your programme of study. It will help you make an informed decision on the options available to you within your programme.

You may have some queries about the modules available to you. Your school office will be able to signpost you to someone who will support you with any queries.

Disclaimer

The information contained within the Module Catalogue relates to the 2024 academic year.

In accordance with University Terms and Conditions, the University makes all reasonable efforts to deliver the modules as described.

Modules may be amended on an annual basis to take account of changing staff expertise, developments in the discipline, the requirements of external bodies and partners, and student feedback. Module information for the 2025/26 entry will be published here in early-April 2025. Queries about information in the Module Catalogue should in the first instance be addressed to your School Office.