EEE8020 : Advanced VLSI Design (Inactive)
- Inactive for Year: 2022/23
- Module Leader(s): Professor Satnam Dlay
- Lecturer: Professor Alex Yakovlev
- Owning School: Engineering
- Teaching Location: Newcastle City Campus
Semesters
| Semester 2 Credit Value: | 15 |
| ECTS Credits: | 8.0 |
Aims
To introduce the students to the fundamentals of VLSI design and provide them with the essential knowledge about the main themes, so that, in future, the studnets will be able to readily apply this knowledge in industry or research or furher in by self study.
Outline Of Syllabus
Transistor topology; transistor equations; CMOS process steps; fabrication; yield; design rules for custom layout; alternative inverter. Complex gates; pseudo NMOS; dynamic logic; dynamic cascaded logic; domino logic; 2 and 4 phase logic; pass transistor logic. Control and timing; synchronous and asynchronous; self-timed systems; multi-phase clocks; register transfer; examples of ALU, shifters, and registers. Layout, hand layout, graphical layout, low-level language; design rule checking; stick diagrams; placement of cells; simulation of design; function generation from masks; test patterngeneration; high-level languages; structured design methodology for VLSI; hierarchical design techniques and examples. Serial addition; bit-serial multipliers; systoilc arrays; analogue voltagedividers; current mirrors; differential amplifiers; wide range amplifiers. Effects of scaling circuit dimensions; physical limits to develop fabrication. Optional extended course work for final year students, using VLSI design software to produce a chip to meet a given specification; the chip may be fabricated if the design is successful. To study the different stages in the design of integrated chip using VLSI design software. The design is to meet a given specification. Alternative high level structures, analogue function for specific applications.
Case Study Lecture.
Design of MSI chip using proprietary CAD system; use of circuit description language; layout considerations.
Teaching Methods
Teaching Activities
| Category | Activity | Number | Length | Student Hours | Comment |
|---|---|---|---|---|---|
| Scheduled Learning And Teaching Activities | Lecture | 36 | 1:00 | 36:00 | N/A |
| Guided Independent Study | Assessment preparation and completion | 1 | 3:00 | 3:00 | Final exam |
| Guided Independent Study | Assessment preparation and completion | 36 | 0:30 | 18:00 | Revision for final exam |
| Guided Independent Study | Independent study | 1 | 93:00 | 93:00 | Reviewing lecture notes; general reading |
| Total | 150:00 |
Jointly Taught With
| Code | Title |
|---|---|
| EEE3012 | Integrated Circuit Design |
Teaching Rationale And Relationship
Lectures provide core material and guidance for further reading, problem solving practice is integrated into lecture structure
Assessment Methods
The format of resits will be determined by the Board of Examiners
Exams
| Description | Length | Semester | When Set | Percentage | Comment |
|---|---|---|---|---|---|
| Written Examination | 180 | 2 | A | 100 | N/A |
Exam Pairings
| Module Code | Module Title | Semester | Comment |
|---|---|---|---|
| 2 | N/A |
Assessment Rationale And Relationship
The examination provides the opportunity for the student to demonstrate their understanding of the course material. The problem solving aspects of the assessment enable the student to demonstrate that they are able to apply this understanding and their analysis and synthesis skills to novel situations
Reading Lists
Timetable
- Timetable Website: www.ncl.ac.uk/timetable/
- EEE8020's Timetable